At 4.7 GHz, the dual-core POWER6™ processor doubles the speed of the previous generation POWER5™ while using nearly the same amount of electricity to run and cool it. This means customers can use the new processor to either increase their performance by 100 percent or cut their power consumption virtually in half.
IBM’s new 2- to 16-core server also offers three times the performance per core of the HP Superdome machine, based on the key TPC-C benchmark (2). The processor speed of the POWER6 chip is nearly three times faster than the latest HP Itanium processor that runs HP’s server line. Even more impressive, the processor bandwidth of the POWER6 chip – 300 gigabytes per second -- could download the entire iTunes catalog in about 60 seconds – 30 times faster than HP’s Itanium.
But the new server offers more than just raw performance – it is the world’s most powerful midrange consolidation machine, containing special hardware and software that allows it to create many “virtual” servers on a single box.
IBM calculates that 30 SunFire v890s can be consolidated into a single rack of the new IBM machine, saving more than $100,000 per year on energy costs (3). According to IDC, IBM has gained 10.4 points of UNIX revenue share in the past five years -- versus HP’s loss of 5.3 points and Sun’s loss of 1.4 points (4). IBM will use the new machine to target customers with less-efficient HP, Sun and Dell servers.
Benchmark Grand Slam
Demonstrating its remarkable versatility, the new IBM System p 570, running the POWER6 processor, claims the No.1 spots in the four most widely used performance benchmarks for Unix servers – SPECint2006 (measuring integer-calculating throughput common in business applications), SPECfp2006 (measuring floating point-calculating throughput required for scientific applications), SPECjbb2005 (measuring Java™ performance in business operations per second) and TPC-C (measuring transaction processing capability) (1). This is the first time that a single system has owned all four categories. The new System p 570 now holds 25 benchmark records across a broad portfolio of business and technical applications (5).
The performance leadership is largely attributed the system’s balanced design. Unlike competing servers, IBM succeeded in scaling the new server’s processor performance and system design (cache sizes and bandwidth) in a balanced way. The POWER6 chip has a total cache size of 8MB per chip – four times the POWER5 chip – to keep pace with the awesome processor bandwidth. By contrast, many other servers concentrate mainly on processor performance, at the expense of the server’s ability to feed data to the chip at a rate that takes advantage of the processor’s speed.
“Like the victory of IBM’s Deep Blue chess-playing supercomputer 10 years ago this month, the debut of POWER6 processor-based systems proves that relentless innovation brings ‘impossible’ goals within reach,” said Bill Zeitler, senior vice president, IBM Systems and Technology Group. “The POWER6 processor forges blazing performance and energy conservation technologies into a single piece of silicon, driving unprecedented business value for our customers.”
The POWER6 Chip: a Convention-Shattering Design
The POWER6 chip in the new IBM System p™ 570 server owns a number of industry “firsts.” It is the first UNIX microprocessor able to calculate decimal floating point arithmetic in hardware. Until now, calculations involving decimal numbers with floating decimal points were done using software. The built-in decimal floating point capability gives tremendous advantage to enterprises running complex tax, financial and ERP programs.
The POWER6 processor is built using IBM’s state-of-the-art 65 nanometer process technology. Coming at a time when some experts have predicted an end to Moore’s Law, which holds that processor speed doubles every 18 months, the IBM breakthrough is driven by a host of technical achievements scored during the five-year research and development effort to develop the POWER6 chip. These include:
• A dramatic improvement in the way instructions are executed inside the chip. IBM scientists increased chip performance by keeping static the number of pipeline stages – the chunks of operations that must be completed in a single cycle of clock time -- but making each stage faster, removing unnecessary work and doing more in parallel. As a result, execution time is cut in half or energy consumption is reduced.
• Separating circuits that can’t support low voltage operation onto their own power supply “rails,” allowing IBM to dramatically reduce power for the rest of the chip.
• Voltage/frequency “slewing,” enabling the chip to lower electricity consumption by up to 50 percent, with minimal performance impact.
• A new method of chip design that enables POWER6 to operate at low voltages, allowing the same chip to be used in low power blade environments as well as large, high-performance symmetric multiprocessing machines. The chip has configurable bandwidth, enabling customers to choose maximum performance or minimal cost.
The POWER6 chip includes additional techniques to conserve power and reduce heat generated by POWER6 processor-based servers. Processor clocks can be dynamically turned off when there is no useful work to be done and turned back on when there are instructions to be executed.
Power saving is also realized when the memory is not fully utilized, as power to parts of the memory not being utilized is dynamically turned off and then turned back on when needed. In cases where an over-temperature condition is detected, the POWER6 chip can reduce the rate of instruction execution to remain within an acceptable, user-defined temperature envelope.
IBM plans to introduce the POWER6 chip throughout the System p and System i server lines.
World’s first UNIX server with active virtual machine mobility
Also announced today, IBM is unveiling an industry-first with a new feature that provides customers with the ability to move live virtual machines from one physical UNIX server to another while maintaining continuous availability. Coined the POWER6 Live Partition Mobility function, this technology -- currently in beta, with general availability planned for later this year -- enables customers to move active virtualized partitions without temporarily suspending them. While competing offerings require a disruptive reboot of the UNIX system and software stack, IBM is the first vendor to help clients optimize resource utilization on a broader scale by allowing administrators to think of large groups of servers as a fluid resource rather than focusing on each server as a single entity with a dedicated purpose.
On the services front, IBM Global Technology Services announced implementation, migration & assessment service products that help clients shorten the time required to plan, implement and integrate new System p POWER6 processor-based servers into their production environment.
Note to editors: an electronic press kit is available at www.ibm.com/press/power6.
To preview and request free broadcast-standard video content about IBM, please log onto www.thenewsmarket.com/IBM . Registration and video is free to the media.
For more information, please visit www.ibm.com.
All statements regarding IBM's future direction and intent are subject to change or withdrawal without notice, and represent goals and objectives only.
IBM results to be submitted by 5/21/07. All competitive benchmark results current as of 5/18/07.
Sources: http://www.tpc.org, http://www.spec.org.
(1) IBM TPC-C result of 1,616,162 tpmC, $3.54 on a 16-core (8 processor chips, 32 threads) 4.7 GHz POWER6 IBM System p570 (configuration planned to be available 11/21/07) running DB2 9 on AIX 5L V5.3 is best in class 16-core system; IBM System p570 1-core (4.7 GHz, 1 chip, 2 cores/chip,1 thread/core) SPECint2006 result of 21.6; IBM System p570 1-core (4.7 GHz, 1 chip, 2 cores/chip,1 thread/core) SPECfp2006 result of 22.3; IBM SPECjbb2005 result of 691,975 bops (86,497 bops/JVM) on a 16-core (8 chips, 32 threads) 4.7 GHz POWER6 IBM System p570 running AIX 5L V5.3 is best in class 16-core system.
(2) IBM TPC-C result of 1,616,162 tpmC, $3.54 on a 16-core (8 processor chips, 32 threads) 4.7 GHz POWER6 IBM System p570 (configuration planned to be available 11/21/07) running DB2 9 on AIX 5L V5.3 vs. HP TPC-C result of 4,092,799 tpmC, $2.93/tpmC on a 128-core (64 chips, 256 threads) 1.6 GHz Intel® Itanium® 2 Integrity Superdome (configuration available 8/23/07)
(3) Java performance calculations based on SPEC® results source: www.spec.org as of 05/22/2007: System p 570 (16-core, 8 chips, 2 chips per core, 4.7 GHz) SPECjbb2005 691,975 bops, 86497 bops/JVM; Sun Fire v890 (16-core, 8 chips, 2 chips per core) 1.5 GHz, SPECjbb2005 117,986 bops, 29,497 bops/JVM. The SPECjbb2005 bops were multiplied by the assumed processor utilization to determine the consolidation ratio. Assumed processor utilizations derived from studies conducted by IBM available at www.ibm.com/....
Power consumption figures of 5600 W for the IBM System p570 and 4843 W for the Sun Fire v890 were based on the maximum rates published by IBM and Sun Microsystems, respectively. Air conditioning power requirement estimated at 50% of system power requirement. Energy cost of $.092 per kWh is based on 2007 YTD US Average Retail price to commercial customers per US DOE at http://www.eia.doe.gov/... as of 5/18/2007.
(4) Source: IDC Q406 and FY06 Server Tracker, 02/24/07, rolling four quarter average.
(5) Benchmarks can be found at http://www.ibm.com/....